000 10760cam a2200565Ii 4500
001 9780367506445
003 FlBoTFG
005 20220531132600.0
006 m o d
007 cr |n|||||||||
008 200913t20212021flu ob 001 0 eng d
040 _aOCoLC-P
_beng
_erda
_cOCoLC-P
020 _a9781000193886
_qelectronic book
020 _a1000193888
_qelectronic book
020 _a9781000193923
_qelectronic publication
020 _a1000193926
_qelectronic publication
020 _a9780367506445
_qelectronic book
020 _a0367506440
_qelectronic book
020 _a9781000193909
_q(electronic bk. : Mobipocket)
020 _a100019390X
_q(electronic bk. : Mobipocket)
020 _z0367506432
020 _z9780367506438
024 7 _a10.1201/9780367506445
_2doi
035 _a(OCoLC)1194958301
_z(OCoLC)1195449235
_z(OCoLC)1203942132
035 _a(OCoLC-P)1194958301
050 4 _aTJ223.P76
_bU93 2021eb
072 7 _aTEC
_x007000
_2bisacsh
072 7 _aTEC
_x008000
_2bisacsh
072 7 _aTEC
_x008010
_2bisacsh
072 7 _aTJF
_2bicssc
082 0 4 _a629.895
_223
100 1 _aUzam, Murat,
_d1968-
_eauthor.
245 1 0 _aPIC16F1847 microcontroller-based programmable logic controller :
_bintermediate concepts /
_cMurat Uzam.
250 _aFirst edition.
264 1 _aBoca Raton, FL :
_bCRC Press,
_c2021.
264 4 _c©2021
300 _a1 online resource
336 _atext
_btxt
_2rdacontent
337 _acomputer
_bc
_2rdamedia
338 _aonline resource
_bcr
_2rdacarrier
505 0 _a<P>Chapter 1 -- Arithmetical Macros <BR> 1.1 Macro "R1addR2" <BR> 1.2 Macro "R1addR2-16" <BR> 1.3 Macro "RaddK" <BR> 1.4 Macro "RaddK-16" <BR> 1.5 Macro "R1subR2" <BR> 1.6 Macro "R1subR2-16" <BR> 1.7 Macro "RsubK" <BR> 1.1 Macro "RsubK-16" <BR> 1.9 Macro "R1mulR2" <BR> 1.10 Macro "DivU16by8" <BR> 1.11 Macro "incR" <BR> 1.12 Macro "incR-16" <BR> 1.13 Macro "decR" <BR> 1.14 Macro "decR-16" <BR> 1.15 Macro "Hbit-CNT" (High Bit Counter) <BR> 1.16 Macro "Lbit-CNT" (Low Bit Counter) <BR> 1.17 Examples for Arithmetical Macros </P><P>Chapter 2 -- Logical Macros <BR> 2.1 Macro "R1andR2" <BR> 2.2 Macro "RandK" <BR> 2.3 Macro "R1nandR2" <BR> 2.4 Macro "RnandK" <BR> 2.5 Macro "R1orR2" <BR> 2.6 Macro "RorK" <BR> 2.7 Macro "R1norR2" <BR> 2.8 Macro "RnorK" <BR> 2.9 Macro "R1xorR2" <BR> 2.10 Macro "RxorK" <BR> 2.11 Macro "R1xnorR2" <BR> 2.12 Macro "RxnorK" <BR> 2.13 Macro "invR" <BR> 2.14 An Example for Logical Macros </P><P>Chapter 3 -- Shift and Rotate Macros <BR> 3.1 Macro "Ashift-R" (Arithmetic Shift Right Rin) <BR> 3.2 Macro "Ashift-R-16" (Arithmetic Shift Right Rin) <BR> 3.3 Macro "Lshift-R" (Logical Shift Right Rin) <BR> 3.4 Macro "Lshift-R-16" (Logical Shift Right Rin) <BR> 3.5 Macro "Lshift-L" (Logical Shift Left Rin) <BR> 3.6 Macro "Lshift-L-16" (Logical Shift Left Rin) <BR> 3.7 Macro "shift-R" (Shift Right Rin) <BR> 3.8 Macro "shift-R-16" (Shift Right Rin) <BR> 3.9 Macro "shift-L" (Shift Left Rin) <BR> 3.10 Macro "shift-L-16" (Shift Left Rin) <BR> 3.11 Macro "rotate-R" (Rotate Right Rin) <BR> 3.12 Macro "rotate-R-16" (Rotate Right Rin) <BR> 3.13 Macro "rotate-L" (Rotate Left Rin) <BR> 3.14 Macro "rotate-L-16" (Rotate Left Rin) <BR> 3.15 Macro "Swap" (Swap Rin) <BR> 3.16 Examples for Shift and Rotate Macros </P><P>Chapter 4 -- Selection Macros <BR> 4.1 Macro "move-R" (Move) <BR> 4.2 Macro "load-R" (Load) <BR> 4.3 Macro "select" (Selection of One of Two 8-Bit Input Variables) <BR> 4.4 Macro "select-16" (Selection of One of Two 16-Bit Input Variables) <BR> 4.5 Macro "max-5" (Maximum in Five 8-Bit Variables) <BR> 4.6 Macro "max-10" (Maximum in Ten 8-Bit Variables) <BR> 4.7 Macro "max- N80" (Maximum in N 8-Bit Variables, N = 2, 3, ..., 80) <BR> 4.8 Macro "max- N40-16" (Maximum in N 16-Bit Variables, N = 2, 3, ..., 40) <BR> 4.9 Macro "max- N255" (Maximum in N 8-Bit Variables, N = 2, 3, ..., 255) <BR> 4.10 Macro "max- N255-16" (Maximum in N 16-Bit Variables, N = 2, 3, ..., 255) <BR> 4.11 Macro "min-5" (Minimum in Five 8-Bit Variables) <BR> 4.12 Macro "min-10" (Minimum in Ten 8-Bit Variables) <BR> 4.13 Macro "min- N80" (Minimum in N 8-Bit Variables, N = 2, 3, ..., 80) <BR> 4.14 Macro "min- N40-16" (Minimum in N 16-Bit Variables, N = 2, 3, ..., 40) <BR> 4.15 Macro "min- N255" (Minimum in N 8-Bit Variables, N = 2, 3, ..., 255) <BR> 4.16 Macro "min- N255-16" (Minimum in N 16-Bit Variables, N = 2, 3, ..., 255) <BR> 4.17 Macro "limiter" <BR> 4.18 Macro "limiter-16" <BR> 4.19 Multiplexer Macros <BR> 4.20 Macro "mux-2-1" (2#xF0B4;1 MUX) <BR> 4.21 Macro "mux-2-1-E" (2#xF0B4;1 MUX with Enable Input) <BR> 4.22 Macro "mux-4-1" (4#xF0B4;1 MUX) <BR> 4.23 Macro "mux-4-1-E" (4#xF0B4;1 MUX with Enable Input) <BR> 4.24 Macro "mux-8-1" (8#xF0B4;1 MUX) <BR> 4.25 Macro "mux-8-1-E" (8#xF0B4;1 MUX with Enable Input) <BR> 4.26 Macro "mux-16-1" (16#xF0B4;1 MUX) <BR> 4.27 Macro "mux-16-1-E" (16#xF0B4;1 MUX with Enable Input) <BR> 4.28 Macro "B-mux-2-1-E" (2#xF0B4;1 Byte Multiplexer with Enable Input) <BR> 4.29 Macro "B-mux-4-1-E" (4#xF0B4;1 Byte Multiplexer with Enable Input) <BR> 4.30 Macro "B-mux-8-1-E" (8#xF0B4;1 Byte Multiplexer with Enable Input) <BR> 4.31 Examples for Selection Macros </P><P>Chapter 5 -- Demultiplexer Macros <BR> 5.1 Macro "Dmux-1-2" (1#xF0B4;2 DMUX) <BR> 5.2 Macro "Dmux-1-2-E" (1#xF0B4;2 DMUX with Enable Input) <BR> 5.3 Macro "Dmux-1-4" (1#xF0B4;4 DMUX) <BR> 5.4 Macro "Dmux-1-4-E" (1#xF0B4;4 DMUX with Enable Input) <BR> 5.5 Macro "Dmux-1-8" (1#xF0B4;8 DMUX) <BR> 5.6 Macro "Dmux-1-8-E" (1#xF0B4;8 DMUX with Enable Input) <BR> 5.7 Macro "Dmux-1-16" (1#xF0B4;16 DMUX) <BR> 5.8 Macro "Dmux-1-16-E" (1#xF0B4;16 DMUX with Enable Input) <BR> 5.9 Macro "B-Dmux-1-2-E" (1#xF0B4;2 Byte DeMultiplexer with Enable Input) <BR> 5.10 Macro "B-Dmux-1-4-E" (1#xF0B4;4 Byte DeMultiplexer with Enable Input)<BR> 5.11 Macro "B-Dmux-1-8-E" (1#xF0B4;8 Byte DeMultiplexer with Enable Input) <BR> 5.12 Macro "Dispatcher-1-8-E" (1#xF0B4;8 Dispatcher with Enable Input) <BR> 5.13 Macro "Patcher-8-1-E" (8#xF0B4;1 Patcher with Enable Input) <BR> 5.14 Examples for Demultiplexer Macros </P><P>Chapter 6 -- Decoder Macros (Available as E-Ancillaries)<BR> 6.1 Macro "decod-1-2" (1#xF0B4;2 Decoder with Active High Outputs) <BR> 6.2 Macro "decod-1-2-AL" (1#xF0B4;2 Decoder with Active Low Outputs) <BR> 6.3 Macro "decod-1-2-E" (1#xF0B4;2 Decoder with Active High Outputs and with Active High Enable Input) <BR> 6.4 Macro "decod-1-2-E-AL" (1#xF0B4;2 Decoder with Active Low Outputs and with Active High Enable Input) <BR> 6.5 Macro "decod-2-4" (2#xF0B4;4 Decoder with Active High Outputs) <BR> 6.6 Macro "decod-2-4-AL" (2#xF0B4;4 Decoder with Active Low Outputs) <BR> 6.7 Macro "decod-2-4-E" (2#xF0B4;4 Decoder with Active High Outputs and with Active High Enable Input) <BR> 6.8 Macro "decod-2-4-E-AL" (2#xF0B4;4 Decoder with Active Low Outputs and with Active High Enable Input) <BR> 6.9 Macro "decod-3-8" (3#xF0B4;8 Decoder with Active High Outputs) <BR> 6.10 Macro "decod-3-8-AL" (3#xF0B4;8 Decoder with Active Low Outputs) <BR> 6.11 Macro "decod-3-8-E" (3#xF0B4;8 Decoder with Active High Outputs and with Active High Enable Input) <BR> 6.12 Macro "decod-3-8-E-AL" (3#xF0B4;8 Decoder with Active Low Outputs and with Active High Enable Input) <BR> 6.13 Macro "decod-4-16" (4#xF0B4;16 Decoder with Active High Outputs) <BR> 6.14 Macro "decod-4-16-AL" (4#xF0B4;16 Decoder with Active Low Outputs) <BR> 6.15 Macro "decod-4-16-E" (4#xF0B4;16 Decoder with Active High Outputs and with Active High Enable Input) <BR> 6.16 Macro "decod-4-16-E-AL" (4#xF0B4;16 Decoder with Active Low Outputs and with Active High Enable Input) <BR> 6.17 Examples for Decoder Macros </P><P>Chapter 7 -- Priority Encoder Macros (Available as E-Ancillaries)<BR> 7.1 Macro "encod-4-2-p" (4#xF0B4;2 Priority Encoder with Active High Outputs) <BR> 7.2 Macro "encod-4-2-p-E" (4#xF0B4;2 Priority Encoder with Active High Outputs and <BR>with Active High Enable Input) <BR> 7.3 Macro "encod-8-3-p" (8#xF0B4;3 Priority Encoder with Active High Outputs) <BR> 7.4 Macro "encod-8-3-p-E" (8#xF0B4;3 Priority Encoder with Active High Outputs and <BR>with Active High Enable Input) <BR> 7.5 Macro "encod-dec-bcd-p" (Decimal to BCD Priority Encoder with Active High Outputs) <BR> 7.6 Macro "encod-dec-bcd-p-E" (Decimal to BCD Priority Encoder with Active <BR>High Outputs and with Active High Enable Input Input) <BR> 7.7 Macro "encod-16-4-p" (16#xF0B4;4 Priority Encoder with Active High Outputs) <BR> 7.8 Macro "encod-16-4-p-E" (16#xF0B4;4 Priority Encoder with Active High Outputs and with Active High Enable Input) <BR> 7.9 Examples for Priority Encoder Macros </P><P>Chapter 8 -- Conversion Macros <BR> 8.1 Macro "Conv-UsInt-2-BCD-U" (Unsigned Short Integer to Unpacked BCD Conversion) <BR> 8.2 Macro "Conv-UsInt-2-BCD-P" (Unsigned Short Integer to Packed BCD Conversion) <BR> 8.3 Macro "Conv-UInt-2-BCD-U" (Un
520 _aThe volume focusses on intermediate concepts of the PIC16F1847-Based PLC project, and covers arithmetical operation ability of PLCs, logical function performers and operations like AND, NAND, OR, NOR. Further, it explains shift and rotate macros moving bits in a register to right or left, and selection macros enabling one value to be selected from several given values according to certain criteria. Demultiplexer circuit is illustrated, which is used to send a signal to one of many devices. Finally, it explains decoder, priority encoder and conversion macros. All the concepts are supported using flowcharts. Aimed at researchers and graduate students in electrical engineering, power electronics, robotics and automation, sensors, this book: Presents arithmetical and logical macros to carry out arithmetical and logical operations to be used for 8-bit or 16-bit variables and/or constant values. Provides shift and rotate macros to do arithmetical or logical shift and rotate operations to be used for 8-bit or 16-bit variables. Proposes selection macros to enable the user to do 8-bit or 16-bit move, load, selection, maximum, minimum, limiting, multiplexing and byte multiplexing operations. Develops demultiplexer macros, decoder macros and priority encoder macros to be used as combinational circuits. Presents conversion macros to provide functions to convert given data from one format to another one.
588 _aOCLC-licensed vendor bibliographic record.
650 0 _aPIC microcontrollers.
650 7 _aTECHNOLOGY / Electricity
_2bisacsh
650 7 _aTECHNOLOGY / Electronics / General
_2bisacsh
650 7 _aTECHNOLOGY / Electronics / Circuits / General
_2bisacsh
856 4 0 _3Taylor & Francis
_uhttps://www.taylorfrancis.com/books/9780367506445
856 4 2 _3OCLC metadata license agreement
_uhttp://www.oclc.org/content/dam/oclc/forms/terms/vbrl-201703.pdf
999 _c74321
_d74321